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Abstract 
High-speed 64-bit CMOS binary comparator is proposed in this brief. Comparison is most basic arithmetic 
operation that determines if one number is greater than, equal to, or less than the other number. Comparator 
is most fundamental component that performs comparison operation. This brief presents comparison of 
modified and existing 64-bit binary comparator designs concentrating on delay. Means some modifications 
are done in existing 64-bit binary comparator design to improve the speed of the circuit. Comparison 
between modified and existing 64-bit binary comparator designs is calculated by simulation that is 
performed at 90nm technology in Tanner EDA Tool. 
Keywords: Binary comparator, digital arithmetic, high-speed. 
 
1. Introduction 
In digital system, comparison of two numbers is an arithmetic operation that determines if one number is 
greater than, equal to, or less than the other number [1]. So comparator is used for this purpose. Magnitude 
comparator is a combinational circuit that compares two numbers, A and B, and determines their relative 
magnitudes (Fig.1). The outcome of comparison is specified by three binary variables that indicate whether 
A>B, A=B, or A<B. The circuit, for comparing two n-bit numbers, has 2n inputs & 2
2n
 entries in the truth 
table. For 2-bit numbers, 4-inputs & 16-rows in the truth table, similarly, for 3-bit numbers 6-inputs & 64-
rows in the truth table [1]. 
In recent year, high speed & low power device designs have emerged as principal theme in electronic 
industry due to increasing demand of portable devices. This tremendous demand is due to popularity of 
battery operated portable equipments such as personal computing devices, wireless communication, 
medical applications etc.  Demand & popularity of portable electronic devices are driving the designers to 
strive for higher speed, smaller power consumption and smaller area. 
The logic style used in logic gates basically influences the speed, size, power dissipation, and the wiring 
complexity of a circuit [2]. Circuit size depends on the number of transistors and their sizes and on the 
wiring complexity [3]. The wiring complexity is determined by the number of connections and their 
lengths. All these characteristics may vary considerably from one logic style to another and thus proper 
choice of logic style is very important for circuit performance [4]. 
In order to differentiate both the designs existing and modified, simulations are carried out for delay and 
power consumption with 1 volt input voltage (and supply voltage), 30
o
C temperature and 50MHz 
frequency at 90nm technology in Tanner EDA Tool. 
 
2. 64-Bit Binary Comparator 
64-bit binary comparator compares two numbers each having 64 bits (A63 to A0 & B63 to B0). For this 
arrangement truth table has 128 inputs & 2
128
 entries. By using comparator of minimum number of bits, a 
comparator of maximum number of bits can be design [5], [6], [7] with the help of tree-based structure 
logic [8] and also with other useful logic styles. 
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3. Existing 64-Bit Binary Comparator Design 
64-bit comparator in reference [8], [9], [10] represents tree-based structure which is inspired by fact that G 
(generate) and P (propagate) signal can be defined for binary comparisons, similar to G (generate) and P 
(propagate) signals for binary additions.  
Two number (each having 2-bits: A1, A0 & B1, B0) comparison can be realized by:  
 
)()( 001111 BABABABBig                                                                                                            (1) 
)()( 0011 BABAEQ                                                                                                                     (2) 
 
For A<B, “BBig, EQ” is “1,0”. For A=B, “BBig, EQ” is “0,1”. Hence, for A>B, “BBig, EQ” is “0,0”. Where 
BBig is defined as output A less than B (A_LT_B). A closer look at equation (1) reveals that it is analogous 
to the carry signal generated in binary additions. Consider the following carry generation: 
 
inout CBAABC  )(                 
inout CPGC                                                                                                                                         (3) 
 
Where A & B are binary inputs Cin is carry input, Cout is carry output, and G & P are generate & propagate 
signals, respectively.  
After comparing equations (1) & (3): 
 
111 BAG                                                                                                                                                      (4) 
)( 111 BAEQ                                                                                                                                          (5) 
00 BACin                                                                                                                                                    (6) 
 
Cin can be considered as G0. Since for static logic, equation (1) requires tall transistor stack height, hence, 
an encoding scheme is employed to solve this problem. For this, encoding equation is given as: 
 
][][][ iii BAG                                                                                                                                                (7) 
)( ][][][ iii BAEQ                                                                                                                                    (8) 
 
Where i = 0………..63. 
Put these two values from equations (7) & (8) in equations (1) & (2). 
 
]2[]12[]12[]2:12[ jjjjjBig GEQGB                                                                                                      (9)  
]2[]12[]2:12[ jjjj EQEQEQ                                                                                                                   (10)         
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Where j = 0………..31. 
G & P signals can be further combined to form group G & P signals. 
 
)()()()()( 112233223333]0:3[ BABABABABABABBig   
)()()()( 00112233 BABABABA   
)}]()(){()()[()( 00111122223333]0:3[ BABABABABABABABBig   
)}({ 0112233]0:3[ GEQGEQGEQGBBig   
]0:1[]2:3[]2:3[]0:3[ BigBigBig BEQBB                                                                                                      (11) 
]0:1[]2:3[]0:3[ EQEQEQ                                                                                                                           (12) 
 
Similarly, for 64-bit comparator, BBig & EQ can be computed as: 
 
 
 

62
0
63
1
63]0:63[ )(
k km
mkBig EQGGB                                                                                                    (13) 



63
0
]0:63[
m
mEQEQ                                                                                                                                   (14) 
 
Fig. 2 shows 8-bit version of existing tree-based comparator structure and Fig. 3 - Fig. 5 shows 
corresponding circuit schematics for each logic block of each stage. Pre-encoding circuitry is aimed to 
minimize the number of transistors. Hence, modified pass transistor logic style is employed to reduce the 
number of transistors up to 9. In above 8-bit example circuitry, the first stage comparison circuit 
implements equations (9 & 10) for j = 0. . . 3, whereas the second stage generates BBig[3:0], BBig[7:4] and 
EQ[3:0], EQ[7:4] according to equations (11 & 12). Finally, BBig[7:0] and EQ[7:0] are computed in third stage 
according to equations (13 & 14). 
Stage 0
th
 is implemented using modified pass transistor logic style giving output in actual form, Stage 1
st
 is 
implemented using CMOS logic style giving output in inverse form, Stage 2
nd
 is also implemented using 
CMOS logic style but giving output in actual form.  
64-bit comparator is here designed by using 7 stages (from 0
th
 to 6
th
). In stage 0
th
, modified pass transistor 
logic style circuitry (as in Fig. 3) is employed to produce “less than” & “equal to” outputs. Outputs of stage 
0
th
 act as inputs of stage 1
st
. In stage 1
st
, CMOS circuitry (as in Fig. 4) is employed to produce inverse 
inputs for stage 2
nd
. In stage 2
nd
, again CMOS circuitry (as in Fig. 5) is employed to produce actual inputs 
for stage 3
rd
. Now, according to tree structure given in Fig. 2, again circuitry of stage 1
st
 is used for stage 
3
rd
. Similarly, for stage 4
th
, circuitry of stage 2
nd
 is employed. For stage 5
th
 circuitry of stage 1
st
 is 
employed. For stage 6
th
 circuitry of stage 2
nd
 is employed. Description of this design is given in tabular 
form in Table 1. 
According to [8] existing design is having two outputs (“A less than B” & “A equal to B”). This research 
work also represents here two outputs but they are “A less than B” and “A greater than B”. Means “A 
greater than B” output is here calculated in place of “A equal to B” output. For this arrangement, an extra 
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circuitry of NOR gate (which is shown in Fig. 6) is included at the end of schematic of existing 64-bit 
binary comparator design. Outputs of “A less than B” & “A equal to B” are given to two inputs of NOR 
gate that produces “A greater than B” output. Existing design requires 1210 transistor count for 64-bit 
binary comparator. Accordingly schematic of Existing 64-bit binary comparator is drawn and shown in 
Fig.7. 
According to input bit stream, waveforms of existing 64-bit binary comparator are obtained and shown in 
Fig. 8. Waveforms show that only one output is high (“1”) at a time. When both the outputs “less than” & 
“greater than” (A_LT_B & A_GT_B) are low (“0”), then waveforms represent that “equal to” output is 
high (A_EQU_B is “1”) at that time. Simulation results for this design are given in Table 3 – Table 5 for 
conclusion. 
 
4. Modified 64-Bit Binary Comparator Design 
Some modifications have been done in existing 64-bit binary comparator design [8] to improve the speed of 
the circuit. For this design, all three basic stages (0
th
, 1
st
, 2
nd
) have been implemented using CMOS logic 
style. Means stage 0
th
 of modified 64-bit comparator design have been implemented using CMOS logic 
style (as in Fig. 9) that was implemented using modified PTL style in existing design. Remaining two 
stages (1
st
 & 2
nd
) are exactly same as existing 64-bit comparator design Fig. 4 and Fig. 5. Description of 
this design is given in tabular form in Table 2. 
Existing 64-bit binary comparator design [8] follows tree-based structure from 2-bit to 64-bit circuitry. But 
modified design follows tree-based structure from 2-bit to 8-bit circuitry only. After 8-bit to 64-bit 
circuitry, modified design follow simple logic structure in place of tree-based structure. In modified design, 
both the outputs of eight (from 0
th
 to 7
th
) 8-bit comparators are given to 8
th
 8-bit comparator to produce 
final outputs (“less than” and “greater than”). A less than B outputs of 0th to 7th 8-bit comparators are given 
to A0:7 inputs of 8
th
 8-bit comparator. A equal to B outputs of 0
th
 to 7
th
 8-bit comparators are given to B0:7 
inputs of 8
th
 8-bit comparator that produces final outputs. 
Since output of 8-bit comparators are obtained in inverse form.  So, at the end of schematic design of 
modified 64-bit comparator two inverters (Fig. 11) are required to produce actual form of output waveform. 
This design requires 1930 transistor count for 64-bit comparator. Schematic (using instances of each 
section) of modified 64-bit binary comparator design is drawn and shown in Fig. 10. 
According to input bit stream, waveforms of modified 64-bit binary comparator are obtained and shown in 
Fig.12. Input bit stream for modified design is same as in existing design of 64-bit comparator. Output 
waveforms of modified design produce same position of 1,s and 0,s as in waveforms of existing design for 
each input bits. Waveforms show that only one output is high (“1”) at a time. When both the outputs “less 
than” & “greater than” (A_LT_B & A_GT_B) are low (“0”), then waveforms represent that “equal to” 
output is high (A_EQU_B is “1”) at that time. Simulation results for modified 64-bit binary comparator 
design are given in tabular form in Table 3 – Table 5. 
 
5. Simulation and Comparison 
After simulation of both the designs final results are obtained for delay and power consumption and are 
shown in Table 3 –Table 5. Simulations have been carried out at 90nm technology in Tanner EDA Tool. 
After simulation of both the designs final results are obtained for delay and power consumption with 1 volt 
input voltage. Delay comparison of modified and existing 64-bit comparator designs is shown in Fig. 13 & 
Fig. 14. Simulated data for these graphs is given in Table 3. 
The graphs shown in Fig. 13 & Fig. 14 reveal that delay of modified 64-bit comparator design at 1 volt 
input voltage is remarkably reduced than existing 64-bit comparator design. In Fig. 13, delay is reduced 1.8 
%. In Fig. 14, delay is reduced 1.9 %. 
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After simulation of both the designs final results are obtained for delay and power consumption with 30
o
C 
temperature. Simulation with temperature has been done at 1 volt input voltage. Delay comparison of 
modified and existing 64-bit comparator designs is shown in Fig. 15 & Fig. 16. Simulated data for these 
graphs is given in Table 4. 
The graphs shown in Fig. 15 & Fig. 16 reveal that delay of modified 64-bit comparator design at 30
o
C 
temperature is remarkably reduced than existing 64-bit comparator design. In Fig. 15, delay is reduced 1.8 
%. In Fig. 16, delay is reduced 1.9 %. 
After simulation of both the designs final results are obtained for delay and power consumption with 
50MHz frequency. Simulation with frequency has been done at 1 volt input voltage. Delay comparison of 
modified and existing 64-bit comparator designs is shown in Fig. 17 & Fig. 18. Simulated data for these 
graphs is given in Table 5. 
The graphs shown in Fig. 17 & Fig. 18 reveal that delay of modified 64-bit comparator design at 50MHz 
frequency is remarkably reduced than existing 64-bit comparator design. In Fig. 17, delay is reduced 1.8 %. 
In Fig. 18, delay is reduced 1.6 %. 
 
6. Conclusion 
In modified design, at 1 volt input voltage delay for output “A less than B” (tA_LT_B) is reduced 1.8 % and 
delay for output “A greater than B” (tA_GT_B) is reduced 1.9 % in comparison to existing design. Similarly, 
at 30
oC temperature delay for output “A less than B” (tA_LT_B) is reduced 1.8 % and delay for output “A 
greater than B” (tA_GT_B) is reduced 1.9 %. And also at 50MHz frequency delay for output “A less than B” 
(tA_LT_B) is reduced 1.8 % and delay for output “A greater than B” (tA_GT_B) is reduced 1.6 % in comparison 
to existing design. Hence, superiority of modified design is maintained for temperature and frequency also. 
All of the reduction in delay is obtained after sacrificing power consumption and transistor count. But still 
modified design gives better result (for delay) than existing design. Therefore, modified 64-bit binary 
comparator design can be better option for high-speed applications.  
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Table 1. Description of Existing 64-Bit Binary Comparator design 
 Detail 
Stage 
0
th
 
Stage  
1
st
 
Stage 
2
nd
 
Transistor 
Count 
Design 
Using 
MPTL 
Style 
Using 
CMOS 
Style 
Using 
CMOS 
Style 
1210 
Nature of 
output 
Actual Inverse Actual 
 
Table 2.  Description of  Modified 64-Bit Binary Comparator Design                                                                         
Detail 
Stage 
0
th
 
Stage  
 1
st
 
Stage 
2
nd
 
Transistor 
Count 
Design 
Using 
CMOS 
Style 
Same as 
Existing 
Same as 
Existing 1930 
Nature of 
output 
Actual Inverse Actual 
 
Table 3. Simulation Data with 1volt Input Voltage 
Design 
Power 
Consumption 
(watt) 
Delay Time (second) 
t A_LT_B t A_GT_B 
Existing 9.0675e-6 4.4240e-9 1.6028e-8 
Modified 2.6545e-5 4.3430e-9 1.5730e-8 
 
Table 4. Simulation Data with 30
o
C Temperature 
Design 
Power 
Consumption 
(watt) 
Delay Time (second) 
t A_LT_B t A_GT_B 
Existing 9.2485e-6 4.4187e-9 1.6033e-8 
Modified 2.6980e-5 4.3399e-9 1.5734e-8 
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Table 5. Simulation Data with 50MHz Frequency 
Design 
Power 
Consumption 
(watt) 
Delay Time  (second) 
t A_LT_B t A_GT_B 
Existing 9.2765e-6 4.4240e-9 1.6020e-8 
Modified 2.6305e-5 4.3430e-9 1.5761e-8 
 
 
 
Figure 1. Block Diagram of n-Bit Magnitude Comparator 
 
 
Figure 2. Tree-Diagram of 8-Bit Binary Comparator 
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Figure 3. Schematic of Stage 0
th
 of Existing 64-Bit Binary Comparator 
 
Figure 4. Schematic of Stage 1
st
 of Existing 64-Bit Binary Comparator 
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Figure 5. Schematic of Stage 2
nd
 of Existing 64-Bit Binary Comparator 
 
 
Figure 6. Schematic of NOR gate 
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Figure 7. Schematic of Existing 64-Bit Binary Comparator 
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Figure 8. Waveforms of Existing 64-Bit Binary Comparator 
 
Figure 9.  Schematic of Stage 0
th
 of Modified 64-Bit CMOS Binary Comparator 
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Figure 10. Schematic of Modified 64-Bit CMOS Binary Comparator 
 
Figure 11. Schematic of Inverter of Modified 64-Bit CMOS Binary Comparator 
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Figure 12. Waveforms of Modified 64-Bit CMOS Binary Comparator 
 
 
Figure 13. Delay (tA_LT_B) with Input Voltage 
 
 
Figure 14. Delay (tA_GT_B) with Input Voltage 
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Figure 15. Delay (tA_LT_B) with Temperature 
 
 
Figure 16. Delay (tA_GT_B) with Temperature 
 
 
Figure 17. Delay (tA_LT_B) with Frequency 
 
 
Figure 18. Delay (tA_GT_B) with Frequency 
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